????JFIF??x?x????'
Server IP : 79.136.114.73 / Your IP : 18.222.175.173 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /usr/src/linux-headers-3.13.0-170/arch/mips/include/asm/ |
Upload File : |
/* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2011 by Kevin Cernekee (cernekee@gmail.com) * * Definitions for BMIPS processors */ #ifndef _ASM_BMIPS_H #define _ASM_BMIPS_H #include <linux/compiler.h> #include <linux/linkage.h> #include <asm/addrspace.h> #include <asm/mipsregs.h> #include <asm/hazards.h> /* NOTE: the CBR register returns a PA, and it can be above 0xff00_0000 */ #define BMIPS_GET_CBR() ((void __iomem *)(CKSEG1 | \ (unsigned long) \ ((read_c0_brcm_cbr() >> 18) << 18))) #define BMIPS_RAC_CONFIG 0x00000000 #define BMIPS_RAC_ADDRESS_RANGE 0x00000004 #define BMIPS_RAC_CONFIG_1 0x00000008 #define BMIPS_L2_CONFIG 0x0000000c #define BMIPS_LMB_CONTROL 0x0000001c #define BMIPS_SYSTEM_BASE 0x00000020 #define BMIPS_PERF_GLOBAL_CONTROL 0x00020000 #define BMIPS_PERF_CONTROL_0 0x00020004 #define BMIPS_PERF_CONTROL_1 0x00020008 #define BMIPS_PERF_COUNTER_0 0x00020010 #define BMIPS_PERF_COUNTER_1 0x00020014 #define BMIPS_PERF_COUNTER_2 0x00020018 #define BMIPS_PERF_COUNTER_3 0x0002001c #define BMIPS_RELO_VECTOR_CONTROL_0 0x00030000 #define BMIPS_RELO_VECTOR_CONTROL_1 0x00038000 #define BMIPS_NMI_RESET_VEC 0x80000000 #define BMIPS_WARM_RESTART_VEC 0x80000380 #define ZSCM_REG_BASE 0x97000000 #if !defined(__ASSEMBLY__) #include <linux/cpumask.h> #include <asm/r4kcache.h> extern struct plat_smp_ops bmips_smp_ops; extern char bmips_reset_nmi_vec; extern char bmips_reset_nmi_vec_end; extern char bmips_smp_movevec; extern char bmips_smp_int_vec; extern char bmips_smp_int_vec_end; extern int bmips_smp_enabled; extern int bmips_cpu_offset; extern cpumask_t bmips_booted_mask; extern void bmips_ebase_setup(void); extern asmlinkage void plat_wired_tlb_setup(void); static inline unsigned long bmips_read_zscm_reg(unsigned int offset) { unsigned long ret; barrier(); cache_op(Index_Load_Tag_S, ZSCM_REG_BASE + offset); __sync(); _ssnop(); _ssnop(); _ssnop(); _ssnop(); _ssnop(); _ssnop(); _ssnop(); ret = read_c0_ddatalo(); _ssnop(); return ret; } static inline void bmips_write_zscm_reg(unsigned int offset, unsigned long data) { write_c0_ddatalo(data); _ssnop(); _ssnop(); _ssnop(); cache_op(Index_Store_Tag_S, ZSCM_REG_BASE + offset); _ssnop(); _ssnop(); _ssnop(); barrier(); } #endif /* !defined(__ASSEMBLY__) */ #endif /* _ASM_BMIPS_H */