| Server IP : 79.136.114.73 / Your IP : 3.22.248.193 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/3.13.0-49-generic/build/arch/powerpc/include/asm/ |
Upload File : |
/* * Contains register definitions common to PowerPC 8xx CPUs. Notice */ #ifndef _ASM_POWERPC_REG_8xx_H #define _ASM_POWERPC_REG_8xx_H /* Cache control on the MPC8xx is provided through some additional * special purpose registers. */ #define SPRN_IC_CST 560 /* Instruction cache control/status */ #define SPRN_IC_ADR 561 /* Address needed for some commands */ #define SPRN_IC_DAT 562 /* Read-only data register */ #define SPRN_DC_CST 568 /* Data cache control/status */ #define SPRN_DC_ADR 569 /* Address needed for some commands */ #define SPRN_DC_DAT 570 /* Read-only data register */ /* Commands. Only the first few are available to the instruction cache. */ #define IDC_ENABLE 0x02000000 /* Cache enable */ #define IDC_DISABLE 0x04000000 /* Cache disable */ #define IDC_LDLCK 0x06000000 /* Load and lock */ #define IDC_UNLINE 0x08000000 /* Unlock line */ #define IDC_UNALL 0x0a000000 /* Unlock all */ #define IDC_INVALL 0x0c000000 /* Invalidate all */ #define DC_FLINE 0x0e000000 /* Flush data cache line */ #define DC_SFWT 0x01000000 /* Set forced writethrough mode */ #define DC_CFWT 0x03000000 /* Clear forced writethrough mode */ #define DC_SLES 0x05000000 /* Set little endian swap mode */ #define DC_CLES 0x07000000 /* Clear little endian swap mode */ /* Status. */ #define IDC_ENABLED 0x80000000 /* Cache is enabled */ #define IDC_CERR1 0x00200000 /* Cache error 1 */ #define IDC_CERR2 0x00100000 /* Cache error 2 */ #define IDC_CERR3 0x00080000 /* Cache error 3 */ #define DC_DFWT 0x40000000 /* Data cache is forced write through */ #define DC_LES 0x20000000 /* Caches are little endian mode */ #endif /* _ASM_POWERPC_REG_8xx_H */