| Server IP : 79.136.114.73 / Your IP : 18.191.154.119 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/3.13.0-49-generic/build/arch/m32r/include/asm/m32700ut/ |
Upload File : |
#ifndef _M32700UT_M32700UT_LCD_H #define _M32700UT_M32700UT_LCD_H /* * include/asm-m32r/m32700ut/m32700ut_lcd.h * * M32700UT-LCD board * * Copyright (c) 2002 Takeo Takahashi * * This file is subject to the terms and conditions of the GNU General * Public License. See the file "COPYING" in the main directory of * this archive for more details. */ #ifndef __ASSEMBLY__ /* * C functions use non-cache address. */ #define M32700UT_LCD_BASE (0x10000000 /* + NONCACHE_OFFSET */) #else #define M32700UT_LCD_BASE (0x10000000 + NONCACHE_OFFSET) #endif /* __ASSEMBLY__ */ /* * ICU */ #define M32700UT_LCD_IRQ_BAT_INT (M32700UT_LCD_PLD_IRQ_BASE + 1) #define M32700UT_LCD_IRQ_USB_INT1 (M32700UT_LCD_PLD_IRQ_BASE + 2) #define M32700UT_LCD_IRQ_AUDT0 (M32700UT_LCD_PLD_IRQ_BASE + 3) #define M32700UT_LCD_IRQ_AUDT2 (M32700UT_LCD_PLD_IRQ_BASE + 4) #define M32700UT_LCD_IRQ_BATSIO_RCV (M32700UT_LCD_PLD_IRQ_BASE + 16) #define M32700UT_LCD_IRQ_BATSIO_SND (M32700UT_LCD_PLD_IRQ_BASE + 17) #define M32700UT_LCD_IRQ_ASNDSIO_RCV (M32700UT_LCD_PLD_IRQ_BASE + 18) #define M32700UT_LCD_IRQ_ASNDSIO_SND (M32700UT_LCD_PLD_IRQ_BASE + 19) #define M32700UT_LCD_IRQ_ACNLSIO_SND (M32700UT_LCD_PLD_IRQ_BASE + 21) #define M32700UT_LCD_ICUISTS __reg16(M32700UT_LCD_BASE + 0x300002) #define M32700UT_LCD_ICUISTS_VECB_MASK (0xf000) #define M32700UT_LCD_VECB(x) ((x) & M32700UT_LCD_ICUISTS_VECB_MASK) #define M32700UT_LCD_ICUISTS_ISN_MASK (0x07c0) #define M32700UT_LCD_ICUISTS_ISN(x) ((x) & M32700UT_LCD_ICUISTS_ISN_MASK) #define M32700UT_LCD_ICUIREQ0 __reg16(M32700UT_LCD_BASE + 0x300004) #define M32700UT_LCD_ICUIREQ1 __reg16(M32700UT_LCD_BASE + 0x300006) #define M32700UT_LCD_ICUCR1 __reg16(M32700UT_LCD_BASE + 0x300020) #define M32700UT_LCD_ICUCR2 __reg16(M32700UT_LCD_BASE + 0x300022) #define M32700UT_LCD_ICUCR3 __reg16(M32700UT_LCD_BASE + 0x300024) #define M32700UT_LCD_ICUCR4 __reg16(M32700UT_LCD_BASE + 0x300026) #define M32700UT_LCD_ICUCR16 __reg16(M32700UT_LCD_BASE + 0x300030) #define M32700UT_LCD_ICUCR17 __reg16(M32700UT_LCD_BASE + 0x300032) #define M32700UT_LCD_ICUCR18 __reg16(M32700UT_LCD_BASE + 0x300034) #define M32700UT_LCD_ICUCR19 __reg16(M32700UT_LCD_BASE + 0x300036) #define M32700UT_LCD_ICUCR21 __reg16(M32700UT_LCD_BASE + 0x30003a) #endif /* _M32700UT_M32700UT_LCD_H */