| Server IP : 79.136.114.73 / Your IP : 3.144.108.175 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/3.13.0-49-generic/build/arch/avr32/mach-at32ap/include/mach/ |
Upload File : |
/* * High-Speed Bus Matrix configuration registers * * Copyright (C) 2008 Atmel Corporation * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef __HMATRIX_H #define __HMATRIX_H extern struct clk at32_hmatrix_clk; void hmatrix_write_reg(unsigned long offset, u32 value); u32 hmatrix_read_reg(unsigned long offset); void hmatrix_sfr_set_bits(unsigned int slave_id, u32 mask); void hmatrix_sfr_clear_bits(unsigned int slave_id, u32 mask); /* Master Configuration register */ #define HMATRIX_MCFG(m) (0x0000 + 4 * (m)) /* Undefined length burst limit */ # define HMATRIX_MCFG_ULBT_INFINITE 0 /* Infinite length */ # define HMATRIX_MCFG_ULBT_SINGLE 1 /* Single Access */ # define HMATRIX_MCFG_ULBT_FOUR_BEAT 2 /* Four beat */ # define HMATRIX_MCFG_ULBT_EIGHT_BEAT 3 /* Eight beat */ # define HMATRIX_MCFG_ULBT_SIXTEEN_BEAT 4 /* Sixteen beat */ /* Slave Configuration register */ #define HMATRIX_SCFG(s) (0x0040 + 4 * (s)) # define HMATRIX_SCFG_SLOT_CYCLE(x) ((x) << 0) /* Max burst cycles */ # define HMATRIX_SCFG_DEFMSTR_NONE ( 0 << 16) /* No default master */ # define HMATRIX_SCFG_DEFMSTR_LAST ( 1 << 16) /* Last def master */ # define HMATRIX_SCFG_DEFMSTR_FIXED ( 2 << 16) /* Fixed def master */ # define HMATRIX_SCFG_FIXED_DEFMSTR(m) ((m) << 18) /* Fixed master ID */ # define HMATRIX_SCFG_ARBT_ROUND_ROBIN ( 0 << 24) /* RR arbitration */ # define HMATRIX_SCFG_ARBT_FIXED_PRIO ( 1 << 24) /* Fixed priority */ /* Slave Priority register A (master 0..7) */ #define HMATRIX_PRAS(s) (0x0080 + 8 * (s)) # define HMATRIX_PRAS_PRIO(m, p) ((p) << ((m) * 4)) /* Slave Priority register A (master 8..15) */ #define HMATRIX_PRBS(s) (0x0084 + 8 * (s)) # define HMATRIX_PRBS_PRIO(m, p) ((p) << (((m) - 8) * 4)) /* Master Remap Control Register */ #define HMATRIX_MRCR 0x0100 # define HMATRIX_MRCR_REMAP(m) ( 1 << (m)) /* Remap master m */ /* Special Function Register. Bit definitions are chip-specific */ #define HMATRIX_SFR(s) (0x0110 + 4 * (s)) #endif /* __HMATRIX_H */