| Server IP : 79.136.114.73 / Your IP : 18.218.189.170 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/3.13.0-49-generic/build/arch/arm/mach-s3c24xx/include/mach/ |
Upload File : |
/* arch/arm/mach-s3c2410/include/mach/regs-irq.h * * Copyright (c) 2003 Simtec Electronics <linux@simtec.co.uk> * http://www.simtec.co.uk/products/SWLINUX/ * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef ___ASM_ARCH_REGS_IRQ_H #define ___ASM_ARCH_REGS_IRQ_H /* interrupt controller */ #define S3C2410_IRQREG(x) ((x) + S3C24XX_VA_IRQ) #define S3C2410_EINTREG(x) ((x) + S3C24XX_VA_GPIO) #define S3C24XX_EINTREG(x) ((x) + S3C24XX_VA_GPIO2) #define S3C2410_SRCPND S3C2410_IRQREG(0x000) #define S3C2410_INTMOD S3C2410_IRQREG(0x004) #define S3C2410_INTMSK S3C2410_IRQREG(0x008) #define S3C2410_PRIORITY S3C2410_IRQREG(0x00C) #define S3C2410_INTPND S3C2410_IRQREG(0x010) #define S3C2410_INTOFFSET S3C2410_IRQREG(0x014) #define S3C2410_SUBSRCPND S3C2410_IRQREG(0x018) #define S3C2410_INTSUBMSK S3C2410_IRQREG(0x01C) #define S3C2416_PRIORITY_MODE1 S3C2410_IRQREG(0x030) #define S3C2416_PRIORITY_UPDATE1 S3C2410_IRQREG(0x034) #define S3C2416_SRCPND2 S3C2410_IRQREG(0x040) #define S3C2416_INTMOD2 S3C2410_IRQREG(0x044) #define S3C2416_INTMSK2 S3C2410_IRQREG(0x048) #define S3C2416_INTPND2 S3C2410_IRQREG(0x050) #define S3C2416_INTOFFSET2 S3C2410_IRQREG(0x054) #define S3C2416_PRIORITY_MODE2 S3C2410_IRQREG(0x070) #define S3C2416_PRIORITY_UPDATE2 S3C2410_IRQREG(0x074) /* mask: 0=enable, 1=disable * 1 bit EINT, 4=EINT4, 23=EINT23 * EINT0,1,2,3 are not handled here. */ #define S3C2410_EINTMASK S3C2410_EINTREG(0x0A4) #define S3C2410_EINTPEND S3C2410_EINTREG(0X0A8) #define S3C2412_EINTMASK S3C2410_EINTREG(0x0B4) #define S3C2412_EINTPEND S3C2410_EINTREG(0X0B8) #define S3C24XX_EINTMASK S3C24XX_EINTREG(0x0A4) #define S3C24XX_EINTPEND S3C24XX_EINTREG(0X0A8) #endif /* ___ASM_ARCH_REGS_IRQ_H */