????JFIF??x?x????'
Server IP : 79.136.114.73 / Your IP : 18.116.239.69 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/3.13.0-35-generic/build/arch/mips/include/asm/mach-ath79/ |
Upload File : |
/* * Atheros AR933X UART defines * * Copyright (C) 2011 Gabor Juhos <juhosg@openwrt.org> * * This program is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 as published * by the Free Software Foundation. */ #ifndef __AR933X_UART_H #define __AR933X_UART_H #define AR933X_UART_REGS_SIZE 20 #define AR933X_UART_FIFO_SIZE 16 #define AR933X_UART_DATA_REG 0x00 #define AR933X_UART_CS_REG 0x04 #define AR933X_UART_CLOCK_REG 0x08 #define AR933X_UART_INT_REG 0x0c #define AR933X_UART_INT_EN_REG 0x10 #define AR933X_UART_DATA_TX_RX_MASK 0xff #define AR933X_UART_DATA_RX_CSR BIT(8) #define AR933X_UART_DATA_TX_CSR BIT(9) #define AR933X_UART_CS_PARITY_S 0 #define AR933X_UART_CS_PARITY_M 0x3 #define AR933X_UART_CS_PARITY_NONE 0 #define AR933X_UART_CS_PARITY_ODD 1 #define AR933X_UART_CS_PARITY_EVEN 2 #define AR933X_UART_CS_IF_MODE_S 2 #define AR933X_UART_CS_IF_MODE_M 0x3 #define AR933X_UART_CS_IF_MODE_NONE 0 #define AR933X_UART_CS_IF_MODE_DTE 1 #define AR933X_UART_CS_IF_MODE_DCE 2 #define AR933X_UART_CS_FLOW_CTRL_S 4 #define AR933X_UART_CS_FLOW_CTRL_M 0x3 #define AR933X_UART_CS_DMA_EN BIT(6) #define AR933X_UART_CS_TX_READY_ORIDE BIT(7) #define AR933X_UART_CS_RX_READY_ORIDE BIT(8) #define AR933X_UART_CS_TX_READY BIT(9) #define AR933X_UART_CS_RX_BREAK BIT(10) #define AR933X_UART_CS_TX_BREAK BIT(11) #define AR933X_UART_CS_HOST_INT BIT(12) #define AR933X_UART_CS_HOST_INT_EN BIT(13) #define AR933X_UART_CS_TX_BUSY BIT(14) #define AR933X_UART_CS_RX_BUSY BIT(15) #define AR933X_UART_CLOCK_STEP_M 0xffff #define AR933X_UART_CLOCK_SCALE_M 0xfff #define AR933X_UART_CLOCK_SCALE_S 16 #define AR933X_UART_CLOCK_STEP_M 0xffff #define AR933X_UART_INT_RX_VALID BIT(0) #define AR933X_UART_INT_TX_READY BIT(1) #define AR933X_UART_INT_RX_FRAMING_ERR BIT(2) #define AR933X_UART_INT_RX_OFLOW_ERR BIT(3) #define AR933X_UART_INT_TX_OFLOW_ERR BIT(4) #define AR933X_UART_INT_RX_PARITY_ERR BIT(5) #define AR933X_UART_INT_RX_BREAK_ON BIT(6) #define AR933X_UART_INT_RX_BREAK_OFF BIT(7) #define AR933X_UART_INT_RX_FULL BIT(8) #define AR933X_UART_INT_TX_EMPTY BIT(9) #define AR933X_UART_INT_ALLINTS 0x3ff #endif /* __AR933X_UART_H */