| Server IP : 79.136.114.73 / Your IP : 18.190.239.193 Web Server : Apache/2.4.7 (Ubuntu) PHP/5.5.9-1ubuntu4.29 OpenSSL/1.0.1f System : Linux b8009 3.13.0-170-generic #220-Ubuntu SMP Thu May 9 12:40:49 UTC 2019 x86_64 User : www-data ( 33) PHP Version : 5.5.9-1ubuntu4.29 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority, MySQL : ON | cURL : ON | WGET : ON | Perl : ON | Python : ON | Sudo : ON | Pkexec : ON Directory : /lib/modules/3.13.0-35-generic/build/arch/arm/mach-at91/include/mach/ |
Upload File : |
/* * arch/arm/mach-at91/include/mach/at91x40.h * * (C) Copyright 2007, Greg Ungerer <gerg@snapgear.com> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. */ #ifndef AT91X40_H #define AT91X40_H /* * IRQ list. */ #define AT91X40_ID_USART0 2 /* USART port 0 */ #define AT91X40_ID_USART1 3 /* USART port 1 */ #define AT91X40_ID_TC0 4 /* Timer/Counter 0 */ #define AT91X40_ID_TC1 5 /* Timer/Counter 1*/ #define AT91X40_ID_TC2 6 /* Timer/Counter 2*/ #define AT91X40_ID_WD 7 /* Watchdog? */ #define AT91X40_ID_PIOA 8 /* Parallel IO Controller A */ #define AT91X40_ID_IRQ0 16 /* External IRQ 0 */ #define AT91X40_ID_IRQ1 17 /* External IRQ 1 */ #define AT91X40_ID_IRQ2 18 /* External IRQ 2 */ /* * System Peripherals */ #define AT91_BASE_SYS 0xffc00000 #define AT91_EBI 0xffe00000 /* External Bus Interface */ #define AT91_SF 0xfff00000 /* Special Function */ #define AT91_USART1 0xfffcc000 /* USART 1 */ #define AT91_USART0 0xfffd0000 /* USART 0 */ #define AT91_TC 0xfffe0000 /* Timer Counter */ #define AT91_PIOA 0xffff0000 /* PIO Controller A */ #define AT91_PS 0xffff4000 /* Power Save */ #define AT91_WD 0xffff8000 /* Watchdog Timer */ /* * The AT91x40 series doesn't have a debug unit like the other AT91 parts. * But it does have a chip identify register and extension ID, so define at * least these here. */ #define AT91_DBGU_CIDR (AT91_SF + 0) /* CIDR in PS segment */ #define AT91_DBGU_EXID (AT91_SF + 4) /* EXID in PS segment */ /* * Support defines for the simple Power Controller module. */ #define AT91_PS_CR (AT91_PS + 0) /* PS Control register */ #define AT91_PS_CR_CPU (1 << 0) /* CPU clock disable bit */ #endif /* AT91X40_H */